

FIGURE 1 (PRIOR ART)






FIGURE 2



Floore 3



FIGORE 4





FIGURE 5






FIGURE 63

Let us define LFSRC[i] = LSFRC[2[i/2]] Clong1,n = LSFRA[7:0] XOR LSFRBI7:01

 $C_{long,n}(i) = C_{long1,n}(i)(1 + j(-1)i(c_{long2},n(2 | i/2])$ (from 3G TS25.213)

Multiplying bits by +1/-1 is the same as XOR for 0s and 1s.

In binary representation, the Scrambling Code Clong,n becomes: XORing by 0xAA can be used in place of the (-1) term.

Clong, [7:0] = Clong1, [7:0](1 + j(0xAA) XOR C long2, [7:0]) Clong, [7:0] = LFSRA[7:0] XOR LFSRB[7:0]

+j(LFSRA[7:0] XOR LFSRB[7:0] XOR 0xAA XOR LFSRC'[7:0] XOR LFSRD'[7:0]

 $C_{long,n}[7:0] = SCI[7:0] + JSCO[7:0]$

Let us define LFSRD"[7:0] = 0xAA XOR LFSRD'[7:0], then:

C_{long,n}[7:0] = (LFSRA[7:0] XOR LFSRB[7:0])

+ j(LFSRA[7:0] XOR LFSRB[7:0] XOR LFSRC'[7:0] XOR LFSRD"[7:0])

We use a lookup table to compute LFSRC'[7:0] and LFSRD''[7:0])

Gold Code General Lookup[6:0] Defini

At Address 4n+0: OUT[7:0] = Next StateA[3:0]:PASSA[3:0] OUT[7] = IN[6] XOR IN[3] OUT[6] = IN[5] XOR IN[2] OUT[6] = IN[4] XOR IN[1] OUT[5] = IN[3] XOR IN[0] OUT[7] = IN[3] OUT[7] = IN[2] OUT[7] = IN[2] OUT[7] = IN[7]	At Address 4n+2: OUT[7:0] = Next StateC[3:0]:LFSRC'[3:0] OUT[7] = IN[6] XOR IN[3] OUT[6] = IN[5] XOR IN[2] OUT[5] = IN[4] XOR IN[1] OUT[5] = IN[4] XOR IN[0] OUT[7] = IN[2] OUT[7] = IN[2] OUT[7] = IN[2] OUT[7] = IN[0] OUT[1] = IN[0]
At Address 4n+1: OUT[7:0] = Next StateB[3:0]:PASSB[3:0] OUT[7] = IN[6] XOR IN[5] XOR IN[4] XOR IN[3] OUT[6] = IN[6] XOR IN[6] XOR IN[3] XOR IN[7] OUT[5] = IN[4] XOR IN[3] XOR IN[2] XOR IN[1] OUT[4] = IN[3] XOR IN[2] XOR IN[1] XOR IN[0] OUT[7] = IN[3] OUT[7] = IN[7] OUT[1] = IN[7] OUT[1] = IN[7]	At Address 4n+3: OUT[7:0] = Next StateD[3:0]:LFSRD"[3:0] OUT[7] = IN[6] XOR IN[5] XOR IN[4] XOR IN[3] OUT[6] = IN[5] XOR IN[4] XOR IN[3] XOR IN[7] OUT[5] = IN[4] XOR IN[3] XOR IN[7] XOR IN[1] OUT[4] = IN[3] XOR IN[2] XOR IN[1] XOR IN[0] OUT[7] = IN[2] OUT[7] = IN[2] OUT[1] = IN[0]

Gold Code Generator Lookup[10:4] Definitions

At Address 4n+2: OUT[7:0] = IN'[7:4]:Next StateC[7:4] OUT[3] = IN[2] OUT[2] = IN[2] OUT[1] = IN[0] OUT[1] = IN[0] OUT[0] = IN[0] OUT[6] = IN[6] XOR IN[3] OUT[6] = IN[5] XOR IN[7] OUT[6] = IN[6] XOR IN[7] OUT[6] = IN[6] XOR IN[7]	At Address 4n+3: OUT[7:0] = IN"[7:4]:Next StateD[7:4] OUT[3] = /IN[2] OUT[2] = IN[2] OUT[1] = /IN[0] OUT[1] = /IN[0] OUT[7] = IN[0] OUT[7] = IN[6] XOR IN[5] XOR IN[4] XOR IN[3] OUT[6] = IN[5] XOR IN[4] XOR IN[2] XOR IN[1] OUT[6] = IN[6] XOR IN[7] XOR IN[7] XOR IN[7] OUT[6] = IN[6] XOR IN[7] XOR IN[7] XOR IN[7]
At Address 4n+0: OUT[7:0] = IN[7:4]:Next StateA[7:4] OUT[7] = IN[3] OUT[6] = IN[2] OUT[5] = IN[1] OUT[4] = IN[0] OUT[4] = IN[0] OUT[2] = IN[5] XOR IN[3] OUT[2] = IN[5] XOR IN[2] OUT[1] = IN[6] XOR IN[1] OUT[1] = IN[6] XOR IN[1]	At Address 4n+1: OUT[7:0] = IN[7:4]:Next StateB[7:4] OUT[7] = IN[3] OUT[6] = IN[2] OUT[5] = IN[1] OUT[4] = IN[0] OUT[4] = IN[6] XOR IN[5] XOR IN[4] XOR IN[3] OUT[2] = IN[6] XOR IN[4] XOR IN[2] XOR IN[7] OUT[2] = IN[6] XOR IN[7] XOR IN[7] XOR IN[7] OUT[1] = IN[4] XOR IN[7] XOR IN[7] XOR IN[1]

FIGURE 8B